Gallardo7761/riscv-ac
1
1
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
2 Commits 1 Branch 0 Tags
8f2b31259c2108bda07398b1c06c6b63a2d0a935
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Jose 8f2b31259c Initial commit
2026-02-20 11:33:05 +01:00
riscv-ac.srcs/sources_1/new
Initial commit
2026-02-20 11:33:05 +01:00
.gitignore
Initial commit
2026-02-20 11:32:16 +01:00
LICENSE
Initial commit
2026-02-20 11:32:16 +01:00
README.md
Initial commit
2026-02-20 11:32:16 +01:00
riscv-ac.xpr
Initial commit
2026-02-20 11:33:05 +01:00

README.md

riscv-ac

FPGA playground for implementing RISC-V (AC version). This is for learning purposes.

Reference in New Issue View Git Blame Copy Permalink
Description
FPGA playground for implementing RISC-V (AC version). This is for learning purposes.
Readme GPL-3.0 6.4 MiB
Languages
Verilog 69.9%
Tcl 24.7%
Shell 5.4%