refactor: renamed top.v to riscv.v
This commit is contained in:
Jose
224
riscv-ac.runs/impl_1/riscv_utilization_placed.rpt
Normal file
224
riscv-ac.runs/impl_1/riscv_utilization_placed.rpt
Normal file
@@ -0,0 +1,224 @@
|
||||
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
|
||||
---------------------------------------------------------------------------------------------------------------------------------------------
|
||||
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
|
||||
| Date : Tue Mar 3 03:57:20 2026
|
||||
| Host : odin running 64-bit Arch Linux
|
||||
| Command : report_utilization -file riscv_utilization_placed.rpt -pb riscv_utilization_placed.pb
|
||||
| Design : riscv
|
||||
| Device : xc7a35tcpg236-1
|
||||
| Speed File : -1
|
||||
| Design State : Fully Placed
|
||||
---------------------------------------------------------------------------------------------------------------------------------------------
|
||||
|
||||
Utilization Design Information
|
||||
|
||||
Table of Contents
|
||||
-----------------
|
||||
1. Slice Logic
|
||||
1.1 Summary of Registers by Type
|
||||
2. Slice Logic Distribution
|
||||
3. Memory
|
||||
4. DSP
|
||||
5. IO and GT Specific
|
||||
6. Clocking
|
||||
7. Specific Feature
|
||||
8. Primitives
|
||||
9. Black Boxes
|
||||
10. Instantiated Netlists
|
||||
|
||||
1. Slice Logic
|
||||
--------------
|
||||
|
||||
+----------------------------+------+-------+------------+-----------+-------+
|
||||
| Site Type | Used | Fixed | Prohibited | Available | Util% |
|
||||
+----------------------------+------+-------+------------+-----------+-------+
|
||||
| Slice LUTs | 1172 | 0 | 0 | 20800 | 5.63 |
|
||||
| LUT as Logic | 1128 | 0 | 0 | 20800 | 5.42 |
|
||||
| LUT as Memory | 44 | 0 | 0 | 9600 | 0.46 |
|
||||
| LUT as Distributed RAM | 44 | 0 | | | |
|
||||
| LUT as Shift Register | 0 | 0 | | | |
|
||||
| Slice Registers | 547 | 0 | 0 | 41600 | 1.31 |
|
||||
| Register as Flip Flop | 547 | 0 | 0 | 41600 | 1.31 |
|
||||
| Register as Latch | 0 | 0 | 0 | 41600 | 0.00 |
|
||||
| F7 Muxes | 0 | 0 | 0 | 16300 | 0.00 |
|
||||
| F8 Muxes | 0 | 0 | 0 | 8150 | 0.00 |
|
||||
| Unique Control Sets | 19 | | 0 | 8150 | 0.23 |
|
||||
+----------------------------+------+-------+------------+-----------+-------+
|
||||
* Warning! LUT value is adjusted to account for LUT combining.
|
||||
** Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.
|
||||
|
||||
|
||||
1.1 Summary of Registers by Type
|
||||
--------------------------------
|
||||
|
||||
+-------+--------------+-------------+--------------+
|
||||
| Total | Clock Enable | Synchronous | Asynchronous |
|
||||
+-------+--------------+-------------+--------------+
|
||||
| 0 | _ | - | - |
|
||||
| 0 | _ | - | Set |
|
||||
| 0 | _ | - | Reset |
|
||||
| 0 | _ | Set | - |
|
||||
| 0 | _ | Reset | - |
|
||||
| 0 | Yes | - | - |
|
||||
| 0 | Yes | - | Set |
|
||||
| 419 | Yes | - | Reset |
|
||||
| 0 | Yes | Set | - |
|
||||
| 128 | Yes | Reset | - |
|
||||
+-------+--------------+-------------+--------------+
|
||||
|
||||
|
||||
2. Slice Logic Distribution
|
||||
---------------------------
|
||||
|
||||
+--------------------------------------------+------+-------+------------+-----------+-------+
|
||||
| Site Type | Used | Fixed | Prohibited | Available | Util% |
|
||||
+--------------------------------------------+------+-------+------------+-----------+-------+
|
||||
| Slice | 357 | 0 | 0 | 8150 | 4.38 |
|
||||
| SLICEL | 271 | 0 | | | |
|
||||
| SLICEM | 86 | 0 | | | |
|
||||
| LUT as Logic | 1128 | 0 | 0 | 20800 | 5.42 |
|
||||
| using O5 output only | 0 | | | | |
|
||||
| using O6 output only | 859 | | | | |
|
||||
| using O5 and O6 | 269 | | | | |
|
||||
| LUT as Memory | 44 | 0 | 0 | 9600 | 0.46 |
|
||||
| LUT as Distributed RAM | 44 | 0 | | | |
|
||||
| using O5 output only | 0 | | | | |
|
||||
| using O6 output only | 0 | | | | |
|
||||
| using O5 and O6 | 44 | | | | |
|
||||
| LUT as Shift Register | 0 | 0 | | | |
|
||||
| using O5 output only | 0 | | | | |
|
||||
| using O6 output only | 0 | | | | |
|
||||
| using O5 and O6 | 0 | | | | |
|
||||
| Slice Registers | 547 | 0 | 0 | 41600 | 1.31 |
|
||||
| Register driven from within the Slice | 389 | | | | |
|
||||
| Register driven from outside the Slice | 158 | | | | |
|
||||
| LUT in front of the register is unused | 57 | | | | |
|
||||
| LUT in front of the register is used | 101 | | | | |
|
||||
+--------------------------------------------+------+-------+------------+-----------+-------+
|
||||
|
||||
|
||||
3. Memory
|
||||
---------
|
||||
|
||||
+-------------------+------+-------+------------+-----------+-------+
|
||||
| Site Type | Used | Fixed | Prohibited | Available | Util% |
|
||||
+-------------------+------+-------+------------+-----------+-------+
|
||||
| Block RAM Tile | 1 | 0 | 0 | 50 | 2.00 |
|
||||
| RAMB36/FIFO* | 0 | 0 | 0 | 50 | 0.00 |
|
||||
| RAMB18 | 2 | 0 | 0 | 100 | 2.00 |
|
||||
| RAMB18E1 only | 2 | | | | |
|
||||
+-------------------+------+-------+------------+-----------+-------+
|
||||
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
|
||||
|
||||
|
||||
4. DSP
|
||||
------
|
||||
|
||||
+-----------+------+-------+------------+-----------+-------+
|
||||
| Site Type | Used | Fixed | Prohibited | Available | Util% |
|
||||
+-----------+------+-------+------------+-----------+-------+
|
||||
| DSPs | 0 | 0 | 0 | 90 | 0.00 |
|
||||
+-----------+------+-------+------------+-----------+-------+
|
||||
|
||||
|
||||
5. IO and GT Specific
|
||||
---------------------
|
||||
|
||||
+-----------------------------+------+-------+------------+-----------+-------+
|
||||
| Site Type | Used | Fixed | Prohibited | Available | Util% |
|
||||
+-----------------------------+------+-------+------------+-----------+-------+
|
||||
| Bonded IOB | 6 | 6 | 0 | 106 | 5.66 |
|
||||
| IOB Master Pads | 3 | | | | |
|
||||
| IOB Slave Pads | 3 | | | | |
|
||||
| Bonded IPADs | 0 | 0 | 0 | 10 | 0.00 |
|
||||
| Bonded OPADs | 0 | 0 | 0 | 4 | 0.00 |
|
||||
| PHY_CONTROL | 0 | 0 | 0 | 5 | 0.00 |
|
||||
| PHASER_REF | 0 | 0 | 0 | 5 | 0.00 |
|
||||
| OUT_FIFO | 0 | 0 | 0 | 20 | 0.00 |
|
||||
| IN_FIFO | 0 | 0 | 0 | 20 | 0.00 |
|
||||
| IDELAYCTRL | 0 | 0 | 0 | 5 | 0.00 |
|
||||
| IBUFDS | 0 | 0 | 0 | 104 | 0.00 |
|
||||
| GTPE2_CHANNEL | 0 | 0 | 0 | 2 | 0.00 |
|
||||
| PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 0 | 20 | 0.00 |
|
||||
| PHASER_IN/PHASER_IN_PHY | 0 | 0 | 0 | 20 | 0.00 |
|
||||
| IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 0 | 250 | 0.00 |
|
||||
| IBUFDS_GTE2 | 0 | 0 | 0 | 2 | 0.00 |
|
||||
| ILOGIC | 0 | 0 | 0 | 106 | 0.00 |
|
||||
| OLOGIC | 0 | 0 | 0 | 106 | 0.00 |
|
||||
+-----------------------------+------+-------+------------+-----------+-------+
|
||||
|
||||
|
||||
6. Clocking
|
||||
-----------
|
||||
|
||||
+------------+------+-------+------------+-----------+-------+
|
||||
| Site Type | Used | Fixed | Prohibited | Available | Util% |
|
||||
+------------+------+-------+------------+-----------+-------+
|
||||
| BUFGCTRL | 1 | 0 | 0 | 32 | 3.13 |
|
||||
| BUFIO | 0 | 0 | 0 | 20 | 0.00 |
|
||||
| MMCME2_ADV | 0 | 0 | 0 | 5 | 0.00 |
|
||||
| PLLE2_ADV | 0 | 0 | 0 | 5 | 0.00 |
|
||||
| BUFMRCE | 0 | 0 | 0 | 10 | 0.00 |
|
||||
| BUFHCE | 0 | 0 | 0 | 72 | 0.00 |
|
||||
| BUFR | 0 | 0 | 0 | 20 | 0.00 |
|
||||
+------------+------+-------+------------+-----------+-------+
|
||||
|
||||
|
||||
7. Specific Feature
|
||||
-------------------
|
||||
|
||||
+-------------+------+-------+------------+-----------+-------+
|
||||
| Site Type | Used | Fixed | Prohibited | Available | Util% |
|
||||
+-------------+------+-------+------------+-----------+-------+
|
||||
| BSCANE2 | 0 | 0 | 0 | 4 | 0.00 |
|
||||
| CAPTUREE2 | 0 | 0 | 0 | 1 | 0.00 |
|
||||
| DNA_PORT | 0 | 0 | 0 | 1 | 0.00 |
|
||||
| EFUSE_USR | 0 | 0 | 0 | 1 | 0.00 |
|
||||
| FRAME_ECCE2 | 0 | 0 | 0 | 1 | 0.00 |
|
||||
| ICAPE2 | 0 | 0 | 0 | 2 | 0.00 |
|
||||
| PCIE_2_1 | 0 | 0 | 0 | 1 | 0.00 |
|
||||
| STARTUPE2 | 0 | 0 | 0 | 1 | 0.00 |
|
||||
| XADC | 0 | 0 | 0 | 1 | 0.00 |
|
||||
+-------------+------+-------+------------+-----------+-------+
|
||||
|
||||
|
||||
8. Primitives
|
||||
-------------
|
||||
|
||||
+----------+------+---------------------+
|
||||
| Ref Name | Used | Functional Category |
|
||||
+----------+------+---------------------+
|
||||
| LUT6 | 484 | LUT |
|
||||
| FDCE | 419 | Flop & Latch |
|
||||
| LUT5 | 295 | LUT |
|
||||
| LUT2 | 229 | LUT |
|
||||
| LUT3 | 207 | LUT |
|
||||
| LUT4 | 179 | LUT |
|
||||
| FDRE | 128 | Flop & Latch |
|
||||
| RAMD32 | 68 | Distributed Memory |
|
||||
| CARRY4 | 59 | CarryLogic |
|
||||
| RAMS32 | 20 | Distributed Memory |
|
||||
| OBUF | 3 | IO |
|
||||
| LUT1 | 3 | LUT |
|
||||
| IBUF | 3 | IO |
|
||||
| RAMB18E1 | 2 | Block Memory |
|
||||
| BUFG | 1 | Clock |
|
||||
+----------+------+---------------------+
|
||||
|
||||
|
||||
9. Black Boxes
|
||||
--------------
|
||||
|
||||
+----------+------+
|
||||
| Ref Name | Used |
|
||||
+----------+------+
|
||||
|
||||
|
||||
10. Instantiated Netlists
|
||||
-------------------------
|
||||
|
||||
+----------+------+
|
||||
| Ref Name | Used |
|
||||
+----------+------+
|
||||
|
||||
|
||||
Reference in New Issue
Block a user