fixed: uart module and simulation-only signals handling

Browse Source

...

This commit is contained in:

Jose

2026-03-07 21:53:09 +01:00

parent d7e166ca6f

commit 534cb00c42

35 changed files with 24 additions and 143 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

riscv-ac.sim/sim_1/behav/xsim/tb_riscv_behav.wdb

Binary file not shown.