147 lines
11 KiB
Plaintext
147 lines
11 KiB
Plaintext
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
|
|
---------------------------------------------------------------------------------------------------------------------------------------------
|
|
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
|
|
| Date : Tue Mar 3 03:57:33 2026
|
|
| Host : odin running 64-bit Arch Linux
|
|
| Command : report_clock_utilization -file riscv_clock_utilization_routed.rpt
|
|
| Design : riscv
|
|
| Device : 7a35t-cpg236
|
|
| Speed File : -1 PRODUCTION 1.23 2018-06-13
|
|
| Design State : Routed
|
|
---------------------------------------------------------------------------------------------------------------------------------------------
|
|
|
|
Clock Utilization Report
|
|
|
|
Table of Contents
|
|
-----------------
|
|
1. Clock Primitive Utilization
|
|
2. Global Clock Resources
|
|
3. Global Clock Source Details
|
|
4. Clock Regions: Key Resource Utilization
|
|
5. Clock Regions : Global Clock Summary
|
|
6. Device Cell Placement Summary for Global Clock g0
|
|
7. Clock Region Cell Placement per Global Clock: Region X0Y2
|
|
|
|
1. Clock Primitive Utilization
|
|
------------------------------
|
|
|
|
+----------+------+-----------+-----+--------------+--------+
|
|
| Type | Used | Available | LOC | Clock Region | Pblock |
|
|
+----------+------+-----------+-----+--------------+--------+
|
|
| BUFGCTRL | 1 | 32 | 0 | 0 | 0 |
|
|
| BUFH | 0 | 72 | 0 | 0 | 0 |
|
|
| BUFIO | 0 | 20 | 0 | 0 | 0 |
|
|
| BUFMR | 0 | 10 | 0 | 0 | 0 |
|
|
| BUFR | 0 | 20 | 0 | 0 | 0 |
|
|
| MMCM | 0 | 5 | 0 | 0 | 0 |
|
|
| PLL | 0 | 5 | 0 | 0 | 0 |
|
|
+----------+------+-----------+-----+--------------+--------+
|
|
|
|
|
|
2. Global Clock Resources
|
|
-------------------------
|
|
|
|
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
|
|
| Global Id | Source Id | Driver Type/Pin | Constraint | Site | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
|
|
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
|
|
| g0 | src0 | BUFG/O | None | BUFGCTRL_X0Y0 | n/a | 1 | 563 | 0 | 83.330 | sys_clk_pin | clk_IBUF_BUFG_inst/O | clk_IBUF_BUFG |
|
|
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
|
|
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
|
|
** Non-Clock Loads column represents cell count of non-clock pin loads
|
|
|
|
|
|
3. Global Clock Source Details
|
|
------------------------------
|
|
|
|
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
|
|
| Source Id | Global Id | Driver Type/Pin | Constraint | Site | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin | Net |
|
|
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
|
|
| src0 | g0 | IBUF/O | IOB_X0Y26 | IOB_X0Y26 | X0Y0 | 1 | 0 | 83.330 | sys_clk_pin | clk_IBUF_inst/O | clk_IBUF |
|
|
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
|
|
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
|
|
** Non-Clock Loads column represents cell count of non-clock pin loads
|
|
|
|
|
|
4. Clock Regions: Key Resource Utilization
|
|
------------------------------------------
|
|
|
|
+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|
|
| | Global Clock | BUFRs | BUFMRs | BUFIOs | MMCM | PLL | GT | PCI | ILOGIC | OLOGIC | FF | LUTM | RAMB18 | RAMB36 | DSP48E2 |
|
|
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
|
|
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
|
|
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
|
|
| X0Y0 | 0 | 12 | 0 | 4 | 0 | 2 | 0 | 4 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 50 | 0 | 50 | 0 | 1200 | 0 | 400 | 0 | 20 | 0 | 10 | 0 | 20 |
|
|
| X1Y0 | 0 | 12 | 0 | 4 | 0 | 2 | 0 | 4 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 50 | 0 | 50 | 0 | 1500 | 0 | 450 | 0 | 40 | 0 | 20 | 0 | 20 |
|
|
| X0Y1 | 0 | 12 | 0 | 4 | 0 | 2 | 0 | 4 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 50 | 0 | 50 | 0 | 1200 | 0 | 400 | 0 | 20 | 0 | 10 | 0 | 20 |
|
|
| X1Y1 | 0 | 12 | 0 | 4 | 0 | 2 | 0 | 4 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 50 | 0 | 50 | 0 | 1500 | 0 | 450 | 0 | 40 | 0 | 20 | 0 | 20 |
|
|
| X0Y2 | 1 | 12 | 0 | 4 | 0 | 2 | 0 | 4 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 50 | 0 | 50 | 547 | 1800 | 166 | 400 | 0 | 20 | 0 | 10 | 0 | 20 |
|
|
| X1Y2 | 0 | 12 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 4 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 950 | 0 | 300 | 0 | 10 | 0 | 5 | 0 | 20 |
|
|
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
|
|
* Global Clock column represents track count; while other columns represents cell counts
|
|
|
|
|
|
5. Clock Regions : Global Clock Summary
|
|
---------------------------------------
|
|
|
|
All Modules
|
|
+----+----+----+
|
|
| | X0 | X1 |
|
|
+----+----+----+
|
|
| Y2 | 0 | 0 |
|
|
| Y1 | 0 | 0 |
|
|
| Y0 | 0 | 0 |
|
|
+----+----+----+
|
|
|
|
|
|
6. Device Cell Placement Summary for Global Clock g0
|
|
----------------------------------------------------
|
|
|
|
+-----------+-----------------+-------------------+-------------+-------------+----------------+-------------+----------+----------------+----------+---------------+
|
|
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net |
|
|
+-----------+-----------------+-------------------+-------------+-------------+----------------+-------------+----------+----------------+----------+---------------+
|
|
| g0 | BUFG/O | n/a | sys_clk_pin | 83.330 | {0.000 41.660} | 549 | 0 | 0 | 0 | clk_IBUF_BUFG |
|
|
+-----------+-----------------+-------------------+-------------+-------------+----------------+-------------+----------+----------------+----------+---------------+
|
|
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
|
|
** IO Loads column represents load cell count of IO types
|
|
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
|
|
**** GT Loads column represents load cell count of GT types
|
|
|
|
|
|
+----+------+----+-----------------------+
|
|
| | X0 | X1 | HORIZONTAL PROG DELAY |
|
|
+----+------+----+-----------------------+
|
|
| Y2 | 549 | 0 | 0 |
|
|
| Y1 | 0 | 0 | - |
|
|
| Y0 | 0 | 0 | - |
|
|
+----+------+----+-----------------------+
|
|
|
|
|
|
7. Clock Region Cell Placement per Global Clock: Region X0Y2
|
|
------------------------------------------------------------
|
|
|
|
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+---------------+
|
|
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net |
|
|
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+---------------+
|
|
| g0 | n/a | BUFG/O | None | 549 | 0 | 547 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | clk_IBUF_BUFG |
|
|
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+---------------+
|
|
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
|
|
** Non-Clock Loads column represents cell count of non-clock pin loads
|
|
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
|
|
|
|
|
|
|
|
# Location of BUFG Primitives
|
|
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_IBUF_BUFG_inst]
|
|
|
|
# Location of IO Primitives which is load of clock spine
|
|
|
|
# Location of clock ports
|
|
set_property LOC IOB_X0Y26 [get_ports clk]
|
|
|
|
# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
|
|
#startgroup
|
|
create_pblock {CLKAG_clk_IBUF_BUFG}
|
|
add_cells_to_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
|
|
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
|
|
#endgroup
|